One contribution of 8 to a discussion meeting issue 'Verified trustworthy software systems' .
The ACL2 theorem prover has seen sustained industrial use since the mid-1990s. Companies that have used ACL2 regularly include AMD, Centaur Technology, IBM, Intel, Kestrel Institute, Motorola/Freescale, Oracle and Rockwell Collins. This paper introduces ACL2 and focuses on how and why ACL2 is used in industry. ACL2 is wellsuited to its industrial application to numerous software and hardware systems, because it is an integrated programming/proof environment supporting a subset of the ANSI standard Common Lisp programming language. As a programming language ACL2 permits the coding of efficient and robust programs; as a prover ACL2 can be fully automatic but provides many features permitting domain-specific human-supplied guidance at various levels of abstraction. ACL2 specifications and models often serve as efficient execution engines for the modelled artefacts while permitting formal analysis and proof of properties. Crucially, ACL2 also provides support for the development and verification of other formal analysis tools. However, ACL2 did not find its way into industrial use merely because of its technical features. The core ACL2 user/development community has a shared vision of making mechanized verification routine when appropriate and has been committed to this vision for the quarter century since the Computational Logic, Inc., Verified Stack. The community has focused on demonstrating the viability of the tool by taking on industrial projects (often at the expense of not being able to publish much).
This article is part of the themed issue 'Verified trustworthy software systems'. 
which it was being used. 5 Within a few years, ACL2 was being used in-house at CLI and Matt Kaufmann (a co-author of this paper) had joined the development team. In 1994, before ACL2 was released outside of CLI, Kaufmann and Moore wrote 'Design Goals for ACL2' [5] , the abstract for which best describes the situation.
ACL2 is a theorem proving system under development at Computational Logic, Inc., by the authors of the Boyer-Moore system Nqthm, and its interactive enhancement, Pc-Nqthm, based on our perceptions of some of the inadequacies of Nqthm when used in largescale verification projects. Foremost among those inadequacies is the fact that Nqthm's logic is an inefficient programming language. We now recognize that the efficiency of the logic as a programming language is of great importance because the models of microprocessors, operating systems and languages typically constructed in verification projects must be executed to corroborate them against the realities they model. Simulation of such large-scale systems stresses the logic in ways not imagined when Nqthm was designed. In addition, Nqthm does not adequately support certain proof techniques, nor does it encourage the reuse of previously developed libraries or the collaboration of semi-autonomous workers on different parts of a verification project. Finally, Nqthm is implemented in an informally specified programming language (Common Lisp) and hence is not subject to mechanical verification. ACL2 is our response to these perceived inadequacies. While the logic of Nqthm is based on pure Lisp, the logic of ACL2 is based on the applicative subset of Common Lisp. By adding to the applicative subset of Common Lisp a single-threaded notion of state, fast applicative arrays and property lists and efficiently implemented multiple values, an efficient and practical applicative programming language is produced. By axiomatizing the primitives and introducing appropriate rules of inference and extension principles, that language can be turned into a logic. [5, p. 1] The 'Design Goals for ACL2' paper discusses some stressful applications of Nqthm, including the CLI Stack (discussed further below), the porting of the stack from one verified microprocessor (FM8502) to another (FM9001) [6, 7] , the latter of which was fabricated, and the modelling of the Motorola MC68020 and the verification of the gcc-produced MC68020 binary for 21 of the 22 programs in the Berkeley Unix C String Library [8] .
The CLI Stack [9] (sometimes called the 'Verified Stack') was a hardware/software system consisting of a gate-level description of a microprocessor (Hunt, a co-author of this paper), an instruction set architecture, an assembler, linker and loader (Moore with help from Kaufmann) , an operating system (W. R. Bevier), compilers from a mini-Pascal subset (W. D. Young) and a pure Lisp subset (A. D. Flatau) to the assembly code, and simple applications written in those high-level languages (M. M. Wilding). The stack was verified in the following sense: Nqthm was used to prove that the formal semantics of each abstraction was preserved by the implementation on the next layer down. For example, it was proved that the gates implemented the ISA (Instruction Set Architecture), that the assembler/linker/loader implemented the assembly language in terms of the ISA, that the compilers implemented their respective high-level languages in terms of the assembly code, etc. All of the theorems 'stacked' in the sense that they fit together to prove top-level theorems: the behaviour of an application running under the semantics of its high-level language was preserved by the composition of transformations down to the gates. Resource constraints were tracked and were explicitly handled at each level.
The implementation of each layer of the stack was tested by running the lower level model on the code generated by the compiler, etc., for three reasons: (i) to 'debug' the implementations, (ii) to help formulate the exact statement of 'equivalence,' including the necessary side conditions, and (iii) to gain the confidence necessary to invest the effort in trying to prove correctness mechanically. This testing required simulating many cycles on these various abstract machines. 
CLI similarly tested the FM9001 microprocessor model against the fabricated gate array and tested the MC68020 model against a Sun 3 workstation. Since all of these models were moderately large Lisp systems, execution efficiency was very important. To quote again from [5, p. 9 
]:
Note that the post-fabrication testing of verified devices changes the role of model execution. Heretofore execution was merely an efficient way to avoid 'premature' proof attempts. . . . But the post-fabrication testing of a verified device is not a purely mathematical question. On the one hand one has a physical object. On the other one has a mathematical expression. The question is whether the behavior of the object is accurately predicted by the mathematical expression. The behavior of the object can only be manifested by giving it concrete data and observing its concrete output. Thus, one is forced to give concrete data to the mathematical expression and derive its concrete output. . . . Often, at least for devices for which verification is needed, the required computations are so large and the test cases so numerous that we expect the efficiency with which the model can be executed becomes an important issue.
The performance challenges raised by the use of Nqthm in the CLI Stack and MC68020 projects prompted Boyer, Moore and (soon thereafter) Kaufmann to begin creating ACL2 in the late 1980s. Performance was a key driver in our attempts to connect this work to commercial efforts, and it was a tremendous asset to define ACL2 as a superset of a substantial subset of the widely supported Common Lisp language. This design decision enables all ACL2 functions to be compiled by off-the-shelf Common Lisp compilers, so that ACL2 programs can be run with commercial-class speed and capacity.
This speed and capacity has been a tremendous advantage for our work on commercial-size models. A key development was the 'deep embedding' of our hardware description language (HDL) into the logic of NQTHM and later, ACL2, which we first used in the NQTHM-based verification of the FM9001 [6] gate-level design. Our HDL was sufficiently similar to commercial HDLs (e.g. LSI Logic's NDL and Verilog) to permit automatic translation of (subsets of) commercial HDLs into our ACL2-based HDL. The resulting ACL2-based representation enabled not only efficient simulation of the design (as is done with commercial simulators), but also reasoning about the design using the ACL2 prover. Today, Centaur and Oracle represent designs of interest by translating them from vendor-specific implementation formats into an ACL2-based HDL, and then use ACL2 to specify and prove properties about their designs.
The process just described is used by companies to analyse very large systems. For instance, at Centaur Technology the Verilog specification of one of their products is more than 700 000 lines in length; this design can be translated (by our ACL2-based Verilog-to-ACL2 translator) into our ACL2-specified HDL in just a few minutes. Once translated, Centaur runs thousands of proof scripts daily to check tens of thousands of properties of Centaur's evolving design. Later (in §6) we elaborate on the use of this approach by engineers at Centaur.
Initial industrial demonstrations
By 1993, CLI was ready to try ACL2 on industrial verification projects. Finding suitable projects was primarily the responsibility of Warren Hunt, CLI's Vice President for Hardware Engineering.
The first project was the modelling and verification of a Motorola digital signal processor, the Motorola Complex Arithmetic Processor (CAP) DSP. CLI's involvement in the project started in late 1993, with Bishop Brock relocating from CLI's home in Austin, TX, to Phoenix, AZ, to work with the Motorola Government Systems' DSP design team. The formal methods project lasted 31 months. In the end, ACL2 was used to model the processor and its microcode and to verify that the microcode semantics was correctly implemented. The most significant contribution was the identification of over 50 'pipeline hazards', the coding of a Lisp (ACL2) function for recognizing those hazards, and the proof that the absence of those recognized hazards implied accurate execution of the microcode. The compiled hazard detection predicate was used to identify hazards
even after the proof part of the project ended. For reasons not related to formal methods, the CAP DSP was never released as a product [10] [11] [12] .
The second important industrial verification project was the verification of the pseudocode for floating-point division on the AMD K5 microprocessor of Advanced Micro Devices, Inc. This proof by Moore and Kaufmann with help from the lead FPU designer at AMD, Tom Lynch, was done before the K5 was fabricated. That project lasted about two months, starting in June 1995, and involved formalizing in ACL2 the relevant part of the IEEE 754 floating-point standard [13] , modelling the microcode for the FDIV operation and proving that it satisfies the specification [14] .
Hidden in this discussion of the emergence of ACL2 is a more subtle aspect of the experience of working at CLI during that period. Prior to the founding of CLI, most of the people using Nqthm and later ACL2 at CLI had been located together in the Institute for Computing Science and Computer Applications at the University of Texas at Austin. When CLI had acquired space and contract support, the group was again located together off campus. Many of the researchers were among the first generation of PhD and Masters students of Boyer and Moore. The Verified Stack project brought a close-knit group even closer together because it required cooperation and collaboration to negotiate the interfaces and make adjustments up and down the stack as required by difficulties encountered at individual layers. Moving from Nqthm to the untried ACL2 for contract work increased the risk and the team spirit because those 'in the trenches' needed to be supported. These endeavours, and the leadership of Don Good, President of CLI, helped produce a team spirit and cemented a shared vision among all the researchers. This vision dominated not just formal meetings and proposals but hallway and coffee-pot conversations.
Such 'soft' features of ACL2's history are important to the subject of this paper because ACL2's subsequent success in industry may owe as much to that shared community vision as it does to ACL2's technical features. We list the names of the researchers using Nqthm and ACL2 extensively at CLI during this period because many will occur later in this 
Dispersion
By 1997, it was increasingly hard for the researchers at CLI to get contracts to verify industrial designs. Instead, clients wanted to verify their designs in-house to protect their intellectual property. By 1999, CLI closed its doors and the ACL2 users at CLI had scattered to several companies: AMD, EDS, IBM, Motorola and Rockwell Collins. Boyer and Moore returned to the University of Texas at Austin to train more students and to keep ACL2 non-proprietary.
Coincidentally, the US economy was booming in the late 1990s and companies were more than normally disposed towards experimental projects that might give them a competitive edge. Some dispersed CLI researchers therefore continued to use ACL2 and formal methods in many of their initial industrial projects.
By 1998, all of the elementary floating-point arithmetic for the AMD Athlon was verified to be IEEE compliant using ACL2 [15] . This proof was done at AMD by Russinoff before the Athlon was fabricated and was based on a mechanical translation of the Register-Transfer-Level (RTL) description of the design implemented primarily by Flatau. Before the ACL2 model was trusted to predict the behaviour of the RTL it was run against AMD's own RTL simulator on a hundred million floating-point test vectors.
At approximately the same time at Rockwell Collins, an ACL2 microarchitectural simulator for the first silicon-implemented JVM (the design became the JEM1 of aJile Systems, Inc.) was produced [16] .
Hunt, who left CLI in 1997 and joined IBM's Austin Research Laboratory, but who also served as an Adjunct Professor at UT Austin, supervised the next major step in ACL2 modelling of microarchitectures, namely J. Sawada's modelling and verification of the FM9801, an out-of-order microprocessor with speculative execution, exceptions and program modification capability [17 
Another important step was the publication, in 2000, of two books about ACL2 [18, 19] , the first about the ACL2 programming language, logic and prover, and the second about case studies. Both were written by Kaufmann, Manolios (a student of Moore) and Moore Thereafter, properties of the AMD Opteron and other desktop microprocessors were verified, and a verified ACL2 binary decision diagram (BDD) package was built [20] that achieved about 60% of the speed of the CUDD package. At IBM, the algorithms used for floating-point division and square root on the IBM Power 4 were verified [21] . At Rockwell Collins, the instruction equivalence of different implementations of a commercial microprocessor [22] was proved by Greve and Wilding; in addition they proved that the microcode for the Rockwell Collins AAMP7 implements a given security policy having to do with process separation [23] . That proof allowed the AAMP7 to be certified for Multiple Independent Levels of Security (MILS). At UT Austin, under Moore's supervision, H. Liu formalized the Sun Java Virtual Machine and verified certain properties of the Sun bytecode verifier as described in JSR-139 for J2ME JVMs [24] and the class loader [25] .
In 2002, Hunt left IBM's Austin Research Laboratory and moved to the University of Texas at Austin. Hunt's arrival at UT added a hardware focus to the UT ACL2 group, which had largely focused on low-level software like the JVM and formal analysis of concurrent and reactive systems [26] .
Then in 2005, Kaufmann (who left CLI in 1995 to join Motorola, then joined EDS in 1997 and AMD in 1999) joined UT Austin.
Aside from their ACL2 expertise, Hunt and Kaufmann brought extensive industrial experience into the UT ACL2 group. For example, Hunt had been involved in the IBM Power 4 design and was instrumental in the creation of IBM's highly successful PERCS project. Meanwhile, Kaufmann had worked at Motorola on a model-checker and associated BDD-based tools, at EDS on analysis tools to assist the mitigation of Y2K errors in COBOL code and then, at AMD, on ACL2 proofs (mainly about floating-point RTL) and on various C++ tools used in the RTL simulation environment, in particular, one for checking multiprocessor memory ordering rules.
So the end of 2005 found a critical mass of 'first-generation' Nqthm/ACL2 users working in major microprocessor companies: Greve, Hardin and Wilding at Rockwell Collins; Bevier, Flatau, Russinof and Sumners at AMD, soon to be joined by Liu; and Sawada at IBM. In addition, the ACL2 development team (Kaufmann and Moore) was at UT Austin, together with the leader of the ACL2 hardware verification team (Hunt) , all training students in the use of ACL2, in particular to model microprocessors. 6 The successful industrial applications (Motorola CAP, AMD K5 FDIV, Athlon and Opteron floating-point proofs, the Rockwell Collins AAMP7 information flow proofs, and the IBM Power 4 floating-point proofs) served as powerful testimony that ACL2 was useful in industry, and the UT team was positioned to supply both technical support and manpower.
Independently, about this same time, Boyer and Hunt were exploring integrating hash cons [27, 28] into ACL2 as a way to reduce the memory footprint required to represent the very large objects that arise in the formalization of commercial hardware designs. Hash cons, which they called hons, is a memoized [29, 30] version of the cons pairing function; hons produces a pair just like cons, but if the necessary pair is already allocated then a pointer to the existing pair is returned. 7 Hash consing was first used in a verifier in 1973 [31] and is integral to many decision
procedures like BDD packages. But it had not been supported by ACL2 despite our recognition of its utility. Making hons efficient required coding directly in the Common Lisp layer below ACL2.
The addition of hons not only saves memory but also computation time: by exploiting the unique internal representation of objects Boyer and Hunt made it possible to support the efficient memoization of other functions, whereby previously seen inputs are recognized and previously computed results are returned without re-computation.
In addition, Boyer and Hunt used their modified ACL2 to implement a fast and mechanically verified BDD package in only 15 lines of ACL2. In April 2007, an experimental extension of ACL2 Version 3.2 supporting hons, called ACL2(h), was released. 8 
Integrating ACL2 into the microprocessor design workflow
As of 2007, industrial ACL2 projects were still more or less demonstration verification projects even if they were often done repeatedly for different products as at AMD. What was missing was the complete integration of ACL2 and ACL2-backed formal methods into the design workflow. But the microprocessor industry's workflow includes many tools, such as equivalence checkers and symbolic simulation 9 tools as well as less formal tools such as linters, synthesizers, etc.
In May of 2007, Hunt was asked by Terry Parks, a co-founder of Centaur Technology, 10 to make a presentation to Centaur personnel about the technical feasibility of using formal verification (FV) techniques to check the correctness of arithmetic circuits. Also attending this meeting were Glenn Henry (President of Centaur) and Rodney Hooker. Hunt, having unsuccessfully tried to inject ACL2 into IBM's design flow during his time there, was now better prepared to recommend an approach that had a chance of succeeding. Before the end of this 1-hour meeting, Glenn Henry said that he would like Hunt to attempt to prove the correctness of the VIA Nano floating-point adder design. Henry made it clear that the ACL2 team was not to talk to any of his engineers-he did not want some 'academics' bothering his very busy engineers.
The effort began a few weeks later (after the end of the spring semester in 2007). Hunt enlisted his PhD student, Sol Swords, in the project. The unit to be verified was actually composed of four adders so that the unit could simultaneously add four pairs of single-precision numbers, two pairs of double-precision numbers, or one pair of extended-precision numbers. The unit could complete four floating-point additions in two steps (clock cycles), and it was pipelined so it could produce four results every clock cycle. The unit's description involved 33 700 lines of Verilog in 680 modules; its implementation involved 432 322 transistors. The floating-point adder was part of a larger media unit that had 1074 inputs, including 26 clock inputs and 374 output signals. The unit could perform over 100 other operations-and there were many (more than 1000) inputs that had to be set properly to force it to perform the additions to be verified.
The hardest analysis task was to show that the extended-precision (80-bit) addition was correct since this case involved the largest number of input bits.
Hunt and Swords first attacked the problem of translating the Verilog description into a form that ACL2 could use. Hunt's DE hardware description language, developed in ACL2 at IBM and published in 2001 [32] , formed the basis of a new hierarchical language named E adequate to capture the small subset of Verilog used in VIA Nano FPU adder. The syntax and operational semantics of E were expressed in ACL2. With the help of Parks, Hunt and Swords developed a mechanical translator from Verilog into E. 8 Jared Davis and Sol Swords, of Centaur, made additional contributions. After extensive field testing by the whole community and further integration by the ACL2 authors, the hons extension became the default release of ACL2 v. 7 .0 in January 2015. See :DOC hons-and-memoization for details. 9 By symbolic simulation we mean a process whereby objects from a given finite set are represented using nested structures whose leaves are Boolean constants and variables. The process computes related objects from definitions or other equations using Boolean decision methods (bit blasting) typically based on BDDs or Boolean satisfiability procedures (SAT). Symbolic simulation is just a special case of the commonly understood notion of (symbolic) simplification. 10 Centaur designs high-performance, low-cost x86 compatible microprocessors; it is an independent subsidiary of VIA Technologies, Inc., a Taiwanese chipset manufacturer. 
To test their translation, they ran the Verilog simulator used by the Centaur designers to simulate the entire VIA Nano design and collect suitable inputs and outputs for the unit to be analysed. ACL2's execution engine was used to test the E model against the Verilog simulator and gave Hunt and Swords the confidence to try to prove the model correct.
The E semantics included a mechanism to translate a circuit representation into several different symbolic forms, one being a BDD. Hunt and Swords realized that it would make more sense if any finite conjecture in ACL2 could be so represented. Boyer and Hunt addressed this problem and implemented, in Common Lisp, a symbolic simulation mode for the ACL2 logic. Their previous work on hons was crucial to performance and scaling.
This prototype symbolic simulator for ACL2 (called G for 'Generalize') was hand-coded and its correctness was not obvious. Swords, in his capacity as Hunt's PhD student, eventually dealt with this problem in his dissertation research which concluded (in 2010) with an ACL2 symbolic simulator written in ACL2(h) and proved correct with ACL2(h). He named the resulting tool GL for 'Generalize in the Logic' [33] . (See also :DOC gl.) GL has since become a key component in ACL2-based hardware verification.
Let us return to the 2007 attempt by Hunt and Swords to verify the floating-point adder. This was too large a problem to tackle directly with (the prototype) symbolic simulator, so Hunt and Swords developed a method to split a large symbolic simulation into a set of smaller ones that could be glued together by ACL2 proofs.
The result of translating the VIA Nano FPU Verilog into E and symbolically simulating it helped perform many simple checks on the resulting netlist, for example, a check that the output at a given cycle is a function of appropriate inputs. And, using various simplification techniques, they were able to represent the functionality of the adder circuit alone, rather than representing all operations (e.g. comparison) performed by its floating-point module.
Hunt and Swords next turned to the problem of formalizing floating-point arithmetic in ACL2. They did not use the floating-point library available at that time in the ACL2 Community Books (see :DOC rtl) because they wanted a specification more closely matched to the style of their HDL. 11 Furthermore, they wanted the specification to include some Centaur-proprietary microarchitectural features beyond the IEEE 754 standard.
About five months after they started on the project, they were able to check the singleprecision, floating-point addition. About two months later, they were able to confirm that when the adder unit was configured to add two 64-bit (double-precision) floating-point numbers, it worked correctly.
They spent several more months trying to confirm that the unit worked correctly for two extended-precision (80-bit) numbers. However, they discovered one pair of numbers that seemed to produce an incorrect result. They gave this pair of numbers to the VIA Nano simulation team and a few days later that team confirmed that the 'official' model also produced the incorrect sum. The floating-point adder design team then agreed that an error had been found by the ACL2 team. The error was subtle, and required a mask change to fix.
This bug discovery is the event that triggered Centaur's investment in FV. Hunt helped Centaur hire an experienced FV expert, Anna Slobodova (a co-author of this paper). He also encouraged Centaur to permanently hire Jared Davis and Sol Swords, both ACL2 experts and PhD graduates (2009 and 2010, respectively) from the ACL2 group at UT Austin. Slobodova became the leader of the FV team at Centaur. Boyer and Hunt continued to work with Centaur, but not as intensely as they did during the first 18 months. Hunt remains involved with Centaur, but Boyer retired soon after the initial effort concluded.
ACL2 at Centaur today
Since 2008, the use of ACL2 at Centaur transitioned from a proof of concept project to a mature verification framework that has become an indispensable part of the design process [ 
Centaur's FV team has four full-time employees and regularly hires one or two graduate students as interns for three to six months. We do not have any numbers supporting financial savings that the company made by establishing the team. However, the company's management feedback lead us to believe that the team's contributions are highly valued. While its main focus is the validation of the RTL design, the FV team's wider goal is to provide design and verification support at various abstraction levels. The team routinely discovers new areas, where an analysable design model offers a big advantage compared with simulation-based design and verification approaches. On many occasions, the FV team was able to offer quick solutions to unexpected problems. As a consequence, the team's goals are often changing and expanding, based on the current needs of Centaur engineers. The contributions of the ACL2 team include the validation of new algorithms, microcode and custom design elements; timing analysis; and late changes in the design known as engineering change orders. It has developed a number of ACL2 tools discussed below. Some of these are proprietary but most are available in the ACL2 Community Books repository. These tools have extensive online documentation [36] and are distributed under a very permissive MIT-style license. Some of these tools have been successfully used in other companies (Intel and Oracle).
Below we discuss how ACL2 is used at Centaur for formal specification ( §6a), formal modelling ( §6b), proofs that models satisfy their specifications ( §6c) and the creation of a wide variety of custom tools that help in the design, debugging and validation of microprocessor designs ( §6d). In §8, we discuss some strengths and weaknesses of ACL2 from the industrial perspective with a focus on Centaur's usage. The ISA can be viewed merely as an interface to the machine. Each ISA-level instruction is decoded internally into a sequence of microoperations and these microoperations comprise the true language of the VIA Eden microprocessor. The intended behaviour of microoperations is a part of the microarchitectural specification. This specification serves a dual purpose-to verify that the units responsible for the execution of individual microoperations are correct, and as an operational semantics for the formal microcode model (see [38] for microcode verification).
(b) Formal models of hardware design
The Centaur System Verilog model is considered to be the 'golden model' of the VIA Eden design, i.e. the definition of what VIA Eden is supposed to be. Most functional validation is performed at this level of abstraction. While small parts of the VIA Eden design are refined into custom design blocks, most implementation elements are automatically synthesized into a transistorlevel design. The FV team has built a verification flow that translates the synthesizable subset of the RTL design into a formal model that can be both executed and formally analysed. Most of this translator is written in ACL2. The tool can translate the entire VIA Eden design (which is more than 700 000 lines of hierarchical System Verilog code) into a formal model in a few minutes. As the RTL model is changing several times a day, the speed at which the corresponding formal model can be built is important. Design translation into a formal model is based on the rsta.royalsocietypublishing.org Phil. Trans 
IEEE System Verilog specification. The ACL2 model is validated by comparing the output of its execution with that of commercial simulators on carefully crafted test suites. Centaur uses NC Verilog (Cadence) and VCS (Synopsys). 12 Building a formal model of VIA Eden requires several non-trivial steps. The process of loading the design into ACL2 starts with a lexer and parser. After that the design can be statically analysed by a linter. Then, the design representation is subjected to a sizing analysis which determines the width of individual expressions. Next, all modules are unparametrized, the hierarchical design is flattened and each signal is assigned a so-called Symbolic Vector Expression (SVEX). At this point, the design has been rendered into a truly formal model, because each SVEX expression has a formal operational semantics as defined by the SVEX evaluator. The SVEX-based representation is finally transformed into a finite-state machine model. 13 This entire tool chain is written in ACL2 although a few low-level utilities have been implemented 'under the hood' (see §8). Some parts of the tool chain, e.g. all SVEX transformation rules, have been verified with ACL2. This tool chain is distributed as part of the ACL2 Community Books as the Verilog Toolkit and Symbolic Vector hardware verification library. See :DOC vl and :DOC sv. Symbolic simulation [33] of the formal RTL model (in SVEX form) is at the core of the Centaur FV method.
There is a big advantage of the multi-purpose use of the ACL2 language for both specification and modelling. Centaur can move from one validation task to another without additional translations that might introduce discrepancies in the verification process. That goes for moving from RTL verification to transistor-level verification, and from RTL verification to microcode verification. In typical design flow, RTL is refined into custom or synthesized transistor-level blocks. Centaur can extract an SVEX representation of the post-synthesis VIA Eden design and that model can be compared to the formal RTL model. The formal RTL model also plays a role in microcode verification [34] . In particular, a translator that generates microoperations from ROM instructions is part of the formal microcode model. At the same time, specifications of microoperations that are used to verify the RTL provide operational semantics of the microcode model. Definitions, specifications, validations and FV of these models are carried out within the ACL2 system.
(c) Formal proofs of hardware design models
The two main areas where Centaur applies FV are for proving correctness of parts of the RTL design [34, 35, [39] [40] [41] [42] and proving the correctness of microcode [43] . When talking about correctness of RTL, we mean proving that each individual microoperation is executed correctly with respect to its behavioral specification in ACL2. Most microoperations have a finite latency and are assigned to a specific execution unit. The FV team creates a formal model of such a unit and shows that symbolic simulation of this unit, for a fixed number of steps, matches the specification. This is achieved by translating SVEX expressions into And-Inverter-Graphs (AIGs) and then translating AIGs to either to Conjunctive Normal Forms (CNFs) or BDDs. Translation and the AIG and BDD 'bit-blasting' are done with ACL2 functions that have been proven correct (some of the translations can be found in [41, 44, 45] ; also see :DOC aig and :DOC gl). The CNF mode requires a SAT solver. SAT solvers used by Centaur are trusted but unverified external tools called via the use of ACL2 trust tags (see :DOC defttag), but their answers can be checked, and some checkers are formally verified [46] .
In the case of microcode verification, the process is less automatic and the FV team focuses on the most critical code (no longer than several hundred lines). The key to Centaur's method is to symbolically simulate the microcode for a few steps, proving invariants about small blocks of code (with support for loop invariants [38] ), and then compose those lemmas into a proof of an entire microcode routine. An important point is that the microcode model is based on the very
same specifications that were used to verify the RTL model. So there is confidence that the model matches the actual behaviour of the design.
An important feature of the ACL2 proofs at Centaur is that they can be re-run effectively. Most proof scripts are robust with respect to minor design changes. These proof scripts have been assembled into a proof regression suite that runs on a nightly and weekly schedule, and this process assures that no new bugs have been introduced into the design (bugs introduced today are detected tonight and fixed tomorrow). See the discussion of 'proof maintenance' in §8.
The closest work to what is described above is the FV effort at Intel. One of the co-authors (Slobodova) worked for Intel [47] during the early days of the Centaur work, so she is familiar with the details of Intel's FV approach, which is based on Intel's Forte tool. There are numerous differences in our ACL2-based verification framework and Intel's Forte system. In our system, both the hardware model and the specification are written in the same language: ACL2 (see §6a,b). This proved very valuable for applying compositional reasoning at Centaur to obtain proofs of microcode properties: verified specifications of the hardware micro-operations (e.g. 32-bit multiplication) served as operational models for micro-code programs (e.g. 64-bit multiplication). Thus, for example, to prove correctness of a microcode program that does 64-bit multiplication, one can apply the correctness theorem already proved for 32-bit multiplication. Using Forte [47] , a finite-state model is extracted from the RTL model by a separate process (outside of Forte), and specifications are written in the form of antecedents/consequents. In our ACL2 approach, we use our formally defined HDL to represent the hardware design to be analysed. The Forte tool has a built-in Symbolic-Trajectory Evaluation (STE) engine. Using a library of composition rules, previous STE proofs are used to support more complex claims. However, Forte did not provide good mechanisms for other kinds of reasoning. By contrast, in our ACL2-based system, we use GL [33] to relate the symbolic execution of our formal hardware model to its specification. Using ACL2, GL was proven to provide a sound symbolic execution capability for ACL2, and GL is more general than STE-it can be used to prove any ACL2 theorem that limits its claim to a finite domain. Since GL has been proved correct as an ACL2 clause processor, it soundly extends the power of ACL2's reasoning engine: a theorem proved by GL is no different than any other theorem proved in ACL2, and results derived using GL can be used in any subsequent proofs. This capability allows us to compose claims confirmed by symbolic simulation and then use these results at a more abstract level completely within the ACL2 framework. For example, we can verify floating-point multipliers by decomposing proofs into several parts: the correctness of partial products, the correctness of the sum of partial products and rounding, a proof that the decomposition is correct and the correctness of Booth encoding. Similarly, we verify a divider by composing theorems about individual parts of the computation. Forte's support for composing proofs was very limited. Even though Forte had a lightweight theorem prover, that prover was not directly used in tandem with STE in the project reported in [47] . However, the prover was previously used to prove some consistency aspects of the libraries of specifications used in the project.
(d) Custom tools
Besides formal models and formal specifications, the Centaur FV team uses ACL2 for various custom built tools. We already mentioned its ACL2 linting tool (see :DOC lint), which helps to catch bugs before any model simulation is done. Each time a new design model is built (several times per day), the linter runs and reports warnings by sending email to the logic designers whose commit caused new warnings; the linter also updates a Lint web page where designers can explore all warnings for their modules. Another example is an RTL design browser that allows the RTL design (its hierarchy, module interfaces, critical expressions, etc.) to be explored.
The VL-Mangle tool has been developed to help with reverse engineering of the design [48] . It allows transformations to be made that lead to a simplified, more readable design. It can also be used to extract a relevant part of the design (e.g. the clock tree) for further analysis.
One of the big problems Centaur engineers face is the interpretation of reports produced by timing analysis tools run on synthesized designs. Such reports on critical timing paths are delivered in terms of the synthesized gate names, which never appear in the source RTL. The FV team has developed an ACL2 tool that builds a formal model of the synthesized design and maps it to the RTL model by finding the gate-to-RTL signal correspondences. This can be used not only for interpretation of timing reports, but also when performing engineering changes at the mask level very late in the design process. Whenever the design needs to be changed (e.g. as a result of finding a bug), this tool helps to find the corresponding change to the synthesized design.
Other ongoing industrial projects
We now turn to use of ACL2 at other companies. If one limits oneself to traditional academic publications it can be difficult to determine how any tool is used in industry as there is often little incentive to publish. This partially explains the relative dearth of ACL2-based papers in automated reasoning journals and conferences. (Another part of the explanation is that much of the work on the ACL2 system itself is of an engineering nature and explaining the interesting logical and heuristic issues that arise is often impractical. 14 )
On the other hand, the industrial user community has been extraordinarily cooperative in contributing to the ACL2 Community Books repository. Furthermore, the user community holds a workshop every 18 months or so. The workshops offer a glimpse of other industrial applications.
The The presentation by Sumners of AMD makes it clear that the ACL2 team at AMD has suffered severe losses of manpower and a consequent reduction in the scope of formal methods at AMD. However, Sumners writes 'Additionally, we have started using ACL2 again for defining and verifying high-level transaction protocol properties. For this work, ACL2 is primarily a tool development and target language for specification and proofs of properties used in the tool'.
Russinoff's presentation on elliptic curve cryptography includes in the abstract 'Curve25519 is an elliptic curve Diffie-Hellman function that has achieved new speed records and is used in a variety of high-security encryption applications. As a very first step in the formalization and proof of correctness of a proposed hardware implementation of this function, I'll describe an ACL2 proof of the primality of 2 255 − 19 based on Pratt certification'. Approximately a month later Russinoff sent an email to the ACL2 community saying 'I gave a rump session at the recent ACL2 workshop on a proof-in-progress of the Abelian group properties of the addition operation on the elliptic curve known as Curve25519, defined by the equation y 2 = x 3 + Ax 2 + x, where A = 486662, over the Galois field of order p = 2 255 − 19. I'd like to report that the proof is done'.
Hardin's talk on the verification of LLVM code mentions an ACL2 Community Book called Codewalker (books/projects/codewalker/), a decompiler that takes a formal ACL2 operational semantics model and a piece of code in the ISA described by that model and decompiles the code into an ACL2 function. Codewalker proves the generated function correct with respect to the semantics of the code. Codewalker is similar to the decompiler for HOL described in [50] .
The workshop proceedings include some industrially relevant work in the ACL2 group at the University of Texas at Austin: 'Stateman: Using Metafunctions to Manage Large Terms Representing Machine States' by Moore, 'What's New in the ACL2 System' by Kaufmann and Moore, 'CCL Compiler Work' by Hunt, and 'The x86isa Books' by Hunt's PhD student, Shilpi Goel. Hunt's talk described improvements being made to the CCL compiler by Gary Byers with help from Bob Boyer, to better support ACL2 array access; that work is sponsored by Hunt's company, ForrestHunt, Inc. The Goel talk concerned a major effort within the group to formalize the x86 ISA in a way that allows both formal analysis and efficient execution of x86 machine-code.
Strengths and weaknesses of ACL2 from an industrial perspective
In this section, we discuss a few very high-level aspects of ACL2 that are important to industry, especially Centaur.
As noted, one of the main features making ACL2 suitable for industrial use is that it provides an integrated programming and verification environment for a competitive ANSI standard programming language, Common Lisp. ACL2 inherits Lisp's convenience for rapid prototyping, implementing other languages and building powerful extensions. 15 ACL2 also inherits Lisp's syntax, which we believe is an advantage. Every expression is fundamentally a Lisp object; this fact eases the tasks of extending the syntax with powerful macros and of writing other symbolic manipulation tools.
ACL2 is enormously complicated by the commitment to stay true to the Common Lisp the Language specification [1] aka 'CLtL'. The logic would be simpler if the ACL2 developers could change some things about CLtL-the confusion of NIL and false, the difference between 'it is an error' and 'an error shall be signaled' [1, pp. 5-6] , the complexity of the symbol package system, the restrictions on what can be in a compiled file, and the handling of macros, to name but a few. But by adhering to the CLtL standard ACL2 users can take advantage of six independent implementations (GCL, CCL, SBCL, Allegro, CMU Lisp and LispWorks) that run on a wide variety of hardware and OS platforms. These provide a wide range of development, debugging and browsing tools, along with a community of compiler implementors who strive (indeed, compete) to provide exceptional execution efficiency, robustness and capacity.
The fact that ACL2's logic is 'just' a programming language may have an unexpected impact on its perceived effectiveness: users do not try to do things that are wildly outside its strengths.
Common Lisp is syntactically untyped. But CLtL is riddled with runtime restrictions on the domains of the primitives (e.g. the function + 'requires that its arguments all be numbers' [1, p. 295] ); violations of these restrictions result in unspecified behavior. ACL2's axioms complete the specifications of the primitives. Thus, ACL2 cannot trust Common Lisp to evaluate an expression according to the axioms unless the runtime restrictions are satisfied. This issue is handled by ACL2's notions of guards (see :DOC guard) which may be used to annotate code via Common Lisp's compiler declarations. ACL2 guard verification is essentially type checking via proof; a function whose guards have been verified is run directly in Common Lisp, otherwise it is interpreted in accordance with the axioms. Centaur and other companies routinely use guards extensively both to type check their ACL2 routines and to attain Common Lisp execution speeds in their tool chains.
Of course, ACL2 also provides conventional logical facilities to reason about Lisp objects: a conservative definitional facility for total first order recursive functions, induction up to 0 = ω ω ω . .. , and the usual first-order rules of inference. ACL2 provides logical extensions for such things as introducing constrained functions satisfying demonstrably consistent axioms, scoping primitives, second order instantiation and the ability to extend the prover by defining and verifying new proof procedures. The latter, which may seem esoteric, is actually quite commonly used in industrial projects where special domain-specific simplifiers are built, verified and used. 16 ACL2 includes such proof techniques as rewriting with equivalence relations [51, 52] (see :DOC equivalence, :DOC congruence and :DOC patterned-congruence), support for nonlinear arithmetic [53] (see :DOC non-linear-arithmetic), extended metafunctions and clause processors allowing the use of external proof tools like SAT solvers [54, 55] (see :DOC meta and :DOC clauseprocessor), proof debugging tools [56] (see :DOC debugging), hash cons and memoization [57] (see :DOC hons-and-memoization) 17 , and many system programming facilities to support faster execution 18 , faster loading of files, and the use of ACL2 both as a prototyping language and a language in which efficient, verified verification tools can be produced [58] [59] [60] .
The ACL2 book mechanism allows the user to extend the theory in a session by including the definitions and theorems in a previously certified file. The ACL2 Community Books repository allows sharing among users. Among the most widely used books are ones for elementary arithmetic (see books/arithmetic-5), ordinal arithmetic (:DOC ordinals), floatingpoint arithmetic (:DOC rtl), bit-blasting (:DOC gl), Verilog and System Verilog (:DOC vl), symbolic vector hardware verification (:DOC sv) and various clause-processing tools (:DOC clause-processor-tools).
In a shallow sense, the prover is fully automatic: once it begins a proof attempt the user can offer no guidance except to abort the search. The various proof techniques mentioned above are integrated into a single engine which uses hundreds of heuristics to control their applications automatically. The prover can print a running commentary of its progress, which reads quite like a detailed but informal proof description.
When a proof attempt fails or is aborted by the user, the user must decide 'what went wrong', usually by inspecting unproved checkpoints printed at the end of every failed proof attempt. Experienced ACL2 users have learned how to look at these checkpoints and diagnose strategic or tactical mistakes in the prover's search strategy. Most often the appropriate response to a proof failure is to formulate one or more lemmas (to be used automatically as rewrite rules, as discussed below), sometimes requiring the definition of new concepts to express the general properties.
That brings us to the deeper sense of the prover as an interactive proof assistant. By default, every time a new definition is admitted or a new theorem is proved, one or more rules are created from it. These rules are henceforth and by default automatically used by the prover. The user can tag a definition or theorem to specify the kinds of rules to be built (see :DOC rule-classes). The most common are conditional rewrite rules designed to normalize expressions. But, depending on the form of the definition or theorem, it might also be used to suggest induction schemes, to restrict the range of variables introduced by automatic generalization, to extend the linear arithmetic procedure, install a new verified term or clause simplifier, etc. Thus, many users actually think of themselves as 'programming' the prover by the selection of definitions and theorems and their tags. The definitions and theorems found in books also have such tags, so the inclusion of a book actually configures the system in ways designed by the book's author.
The user can also attach hints to a definition or theorem to help the prover admit the definition or prove the theorem (see :DOC hints). A typical hint for a definition is to tell the prover what measure is supposedly decreasing in the recursion. A typical hint for a theorem might be that on a particular subgoal the prover should not use certain rules or that the prover should appeal
to a particular lemma or proof technique; indeed, it is possible for a hint to specify low-level proof commands. But goal-specific hints can be cumbersome, tedious, disruptive to the user's train of thought, and fragile in the face of modifications, so ACL2 also allows the user to develop 'computed hints' that add hints when the goal is of a recognized form. These facilities are often exploited in sophisticated books to code proof strategies for particular domains.
The upshot of this user interface is that users tend not to focus on particular proofs but on proof strategies as coded in rules and hints. They then design books to implement those strategies and expect those books to succeed in proving a wide variety of theorems in the given problem domain.
This is key to what we call proof maintenance, which is of particular concern to industry. Designs are not static. A design that is verified today might be changed tomorrow and need to be 'reverified' (although technically it is not being re-verified because the design is different from the one that was verified). One therefore wants a fully automatic prover for the problem domain, i.e. a prover configured with a general enough strategy to succeed repeatedly despite 'minor' modifications to the definitions and conjectures. That ACL2 permits the development of such strategies is evidenced by its routine nightly use at Centaur.
We should also mention that the 3-clause BSD license carried by the ACL2 sources is also regarded as industrially important. For many years, ACL2 carried a GNU GPL license but some companies were reluctant to use the prover in-house. This changed when the BSD license was adopted for ACL2 in 2012. According to that license, 'Redistribution and use in source and binary forms, with or without modification, are permitted' provided three rather liberal conditions are met. See the license link on the ACL2 home page [2] .
The weaknesses of ACL2 for industrial can be highlighted by Centaur's tool chains. Most of Centaur's FV code is written in ACL2. There are a few places where non-ACL2 (raw) Common Lisp offers considerably better execution than guard verified ACL2. In some cases, the FV team has 'cheated' by defining unverified executable counterparts to ACL2 functions to improve performance of, e.g. string manipulation and printing, and to provide finergrained control over garbage collection. Some of these 'cheats' have been adopted by the ACL2 implementors and others probably will be (see §9).
ACL2 is not a particularly efficient or convenient scripting language. Centaur uses Perl, Ruby, shell scripts and Makefiles for system build support. Those languages are used because of the faster loading, better file system support, and support of parallelism. Because of its nature, this support code does not need to be verified. On the other hand, the majority of the code that processes SVEX expressions is written in pure ACL2 and has been subjected to verification.
Centaur's connection to external SAT solvers is written in raw Common Lisp; this provides the ability to interrupt the SAT solver if it does not provide an answer in an acceptable time. Raw Common Lisp is also used for OS-level routines like listing directories, copying files, etc., which are not a part of ACL2. Many of these capabilities are made available (via trust tags) in Centaur's Operating System Utilities books (see :DOC oslib).
Connection to the ABC (www.eecs.berkeley.edu/∼alanmi/abc/abc.htm) equivalence and property checker is written outside ACL2 as well. This tool is used (via a trust tag) for manipulation of AIGs whenever a direct call to SAT is unsatisfactory.
Some Centaur tools, in particular those used by designers or that require visualization, have web interfaces. The web application components are written in HTML, Javascript and CSS instead of ACL2. A Common Lisp web server is used for the RTL design browser. Similarly, the webbased interface to the linter and the management of automatically generated error-report emails is written in Javascript. The analysis part of the linter code is entirely written in ACL2.
The tool Centaur uses to validate its ACL2 ISA-level specification against various x86 hardware platforms contains C and assembler, because this allows a convenient way to interact with a host operating system; e.g. to keep track of floating-point exceptions. That connection between ACL2 and C uses low-level Common Lisp. We note that the main industrial 'complaints' about ACL2 have less to do with its specification and proof power than the ability to integrate it smoothly with the wide variety of programming languages and tools in the conventional industrial workflow. 
Prover development and maintenance
Another reason ACL2 is used in industry is that the ACL2 developers are responsive to requests from industrial users. This fundamentally goes back to the coherence, shared vision and team spirit mentioned earlier: the entire community wants to see practical formal methods succeed and cares less about traditional academic publications than practical success.
A new version of ACL2 is released roughly twice a year. With each release, there is a documentation topic briefly discussing the changes. These release notes are routinely divided into five main sections: Changes to Existing Features, New Features, Heuristic and Efficiency Improvements, Bug Fixes and Changes at the System Level. Individual notes generally acknowledge the users who identified the problem and/or suggested solutions. See, for example, :DOC note-7-2.
There are too many changes to summarize them here. For example, there have been over 1000 individual changes since Centaur started using ACL2. We therefore focus here on change requests from Centaur.
The These changes range from trivial to profound. For example, many changes relate to improved facilities for documentation, warning and error messages. Others relate to new features reflecting the underlying machine state or 'raw' Lisp such as wall-clock time, passing additional directives to the Common Lisp compiler, inlining, etc. Others relate to faster input/output facilities, new read macros permitting Verilog syntax to be parsed more easily, and deep performance improvements in book certification and inclusion. Finally, some fundamental new concepts were added to ACL2 such as congruent, abstract and nested single-threaded objects [61] (see :DOC stobj), as well as patterned congruences [52] (see :DOC patterned-congruence). At Centaur, these features are used especially in SVEX and the AIG libraries. It should be noted that some of these changes were also requested or suggested by other ACL2 users so they are not all uniquely driven by Centaur.
Lessons
Why has ACL2 succeeded to the extent that it has? Among the reasons are -Everything is done in a single logic and that logic is an efficient, executable, ANSI standard programming language; models have dual use as emulators and formal semantics, and properties can be composed. -ACL2 encourages modellers to focus on problems that are appropriate for modelling with a programming language and to be bit-and cycle-accurate; conventional mathematical techniques are used to hide or expose the resulting complexity and to glue results together. -While being careful to obey the Common Lisp standard, ACL2 supports facilities for system programming. It furthermore allows the user to verify utilities thus built, making ACL2 useful for building trusted design and analysis tools. It supports the use of trusted but unverified external tools for which the user takes responsibility via trust tags. -ACL2 puts a 'human in the loop' doing things humans do well-inventing concepts and lemmas-which can facilitate proof maintenance. 
